Regviz

Silicon Labs /MGM240PB32VNN /RAC_S /RFPATHEN0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RFPATHEN0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/RAC_S/RFPATHEN0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (disable)LNAMIXEN0 0 (disable_dc)LNAMIXRFATTDCEN0 0 (disable)LNAMIXRFPKDENRF0 0 (disable)SYLODIVRLO02G4EN 0 (disabled)LNAMIXTRSW0

LNAMIXTRSW0=disabled, SYLODIVRLO02G4EN=disable, LNAMIXRFPKDENRF0=disable, LNAMIXRFATTDCEN0=disable_dc, LNAMIXEN0=disable

Description

No Description

Fields

LNAMIXEN0

LNAMIXEN0

0 (disable): undefined

1 (enable): undefined
LNAMIXRFATTDCEN0

LNAMIXRFATTDCEN0

0 (disable_dc): undefined

1 (enable_dc): undefined
LNAMIXRFPKDENRF0

LNAMIXRFPKDENRF0

0 (disable): undefined

1 (enable_path): undefined
SYLODIVRLO02G4EN

SYLODIVRLO02G4EN

0 (disable): undefined

1 (enable): undefined
LNAMIXTRSW0

LNAMIXTRSW0

0 (disabled): undefined

1 (enabled): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data